Optimal Global Instruction Scheduling For The Itanium® Processor Architecture