Interconnect design for the edge computing system-on-chip